A Programmable, Scalable-Throughput Interleaver by EJC Rijshouwer & CH van Berkel
Hindawi Publishing Corporation
EURASIP Journal on Wireless Communications and Networking
Volume 2010, Article ID 513104, 16 pages
doi:10.1155/2010/513104
Research Article
A Programmable, Scalable-Throughput Interleaver
E. J. C. Rijshouwer1 and C. H. van Berkel1, 2
1 ST-Ericsson, DSP Innovation Center, High Tech Campus 41, 5656 AE Eindhoven, The Netherlands
2 System Architecture and Networking Group, Department of Mathematics & Computer Science,
Eindhoven University of Technology (TU/e), P.O. Box 513, 5600 MB Eindhoven, The Netherlands
Correspondence should be addressed to E. J. C. Rijshouwer, erik.rijshouwer@stericsson.com
Received 9 October 2009; Revised 28 December 2009; Accepted 13 March 2010
Academic Editor: Dake Liu
Copyright © 2010 E. J. C. Rijshouwer and C. H. van Berkel. This is an open access article distributed under the Creative Commons
Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is
properly cited.
The interleaver stages of digital communication standards show a surprisingly large variation in throughput, state sizes, and
permutation functions. Furthermore, data rates for 4G standards such as LTE-Advanced will exceed typical baseband clock
frequencies of handheld devices. Multistream operation for Software Defined Radio and iterative decoding algorithms will call
for ever higher interleave data rates. Our interleave machine is built around 8 single-port SRAM banks and can be programmed
to generate up to 8 addresses every clock cycle. The scalable architecture combines SIMD and VLIW concepts with an eﬃcient
resolution of bank conflicts. A wide range of cellular, connectivity, and broadcast interleavers have been mapped on this machine,
with throughputs up to more than 0.5Gsymbol/second. Although it was designed for channel interleaving, the application domain
of the interleaver extends also to Turbo interleaving. The presented configuration of the architecture is designed as a part of a
programmable outer receiver on a prototype board. It oﬀers (near) universal programmability to enable the implementation of
new interleavers. The interleaver measures 2.09mm2 in 65 nm CMOS (including memories) and proves functional on silicon.
1. Introduction
With the multitude of digital communication standards in
use nowadays, a single device must support an increasing
number of them. Think for instance of a mobile phone
that is required to support UMTS, DVB-H, and 802.11 g.
Moreover, these radio standards are rapidly evolving, leading
to constant (re)design of solutions. Accordingly, the concept
of Software-Defined Radio [1] is becoming more and
more attractive. The aim of SDR is to provide a single
platform consisting of a hardware layer and a number of
software layers on which a set of radios from diﬀerent
communication standards can run as software entities in
parallel. Next to microprocessors and DSPs, the hardware
layer will contain a number of (programmable) accelerators
for high-speed baseband processing (e.g., programmable
channel decoders). This paper focusses on the design and
implementation of a scalable-throughput programmable
channel interleaver architecture. Interleaving is a support
operation for channel decoding. It dramatically improves
the channel decoder performance by breaking correlations
among received neighboring symbols in the frequency or
time domain. A channel interleaver for Software-Defined
Radio has to support multiple interleaving functions. The
total required throughput depends on the use cases that have
to be supported. To oﬀer a matching solution for a set of use
cases, the programmable channel interleaver is designed to
be scalable in throughput.
The paper is structured as follows: Section 2 describes
the requirements for the architecture, Section 3 gives a
top-down description of the architecture design, Section 4
describes the considerations for mapping interleavers to the
architecture, Section 5 discusses the results of simulations for
a large number of interleaving functions and implementation
of the architecture, and Section 6 gives an overview and
detailed comparison with the previous work [2–4]. At this
point we already note that existingmultistandard interleavers
target a specific set of standards, whereas we aim at a truly
programmable architecture.
2. Requirements
2.1. Interleavers for Wireless Communication. An Interleaver
for wireless communication typically performs a fixed
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permutation on a block of symbols. Symbols can be hard bits
or soft bits, where soft bits typically have a precision of 4–
6 bits, and block sizes vary from hundreds to thousands of
symbols. Communication standards often support multiple
block sizes, up to hundreds. So-called block interleavers have
no residual state between the processing of successive blocks.
In contrast, so-called convolutional interleavers perform a
permutation across block boundaries, and may require
much larger memories to store their state ((e.g., over
200MB for DVB-SH), see Table 1). For some interleavers,
the permutation is not specified on individual symbols, but
on pairs of symbols or even larger units (“granularity” in
Table 1).
The permutation functions applied in todays commu-
nication standards show a surprisingly large variation. An
example of a simple permutation, π, is matrix transposition;
the exchange of rows and columns:






where i is the index in the interleaved block (ranging from
0 to C1 × C2 − 1), the constants C1 and C2 represent the
two dimensions of the matrix, and the block size equals
C1 × C2. A typical complication is that the columns are
permuted as well, for example, according to a bit reversal
scheme.
In other permutations, addresses are based on Linear
Feedback Shift Registers (LFSR). In refinements of this
scheme, the LFSR addresses are clipped within the range
specified by the block size.
Yet another class of permutation schemes is based on
an array of FIFOs, where the FIFO sizes increase linearly
with their position in the array. An example of a less regular
variation of this theme, is the DVB-SH fifo-based time
interleaver with arbitrary lengths.
An example of an interleaving function with a large
state size and a small interleaving granularity is the time
interleaver for DAB. Because of its size (approximately
0.5MB) the time interleaver state has to be stored in some
oﬀ-chip memory. Interleaving is then performed on sub-
blocks which should be read from and written to the external
memory in a smart way.
Even for a single standard, it is common to have two or
more interleave stages, typically of a very diﬀerent nature.
2.2. Requirements. Our goal is an architecture for an inter-
leaver machine that supports this large variation in permu-
tation functions for a wide range of digital communication
standards. More specifically, the interleaver machine
(i) must be programmable for interleavers in today’s
digital communication standards in the consumer
space: cellular, connectivity, and broadcast,
(ii) must be scalable in throughput to allow the deriva-
tion of hardware versions for lower and higher
throughput use cases,
(iii) must provide a gross throughput of 0.5G symbols/s
to 1G symbols/s for the prototype board,
(iv) must allow a low-cost implementation; specifically,
hardware costs for address calculations must be small
compared to the costs of the intrinsically required
memory; furthermore, for standards with a large
interleaver state size it must be possible to use
(cheaper) oﬀ-chip memories,
(v) must support run-time loading of diﬀerent permuta-
tion functions,
(vi) must support multiple streams simultaneously by
serving them block by block.
The requirement of 1G symbols/s may seem excessive, but
several trends suggest even higher needs like the following:
(i) 4G standards and beyond hint towards 1G symbols/s
down-link data rates,
(ii) the desire to have multistream scenarios with even
more demanding combinations of digital communi-
cation standards (e.g., connectivity and 4 × DVB-T),
(iii) the use of iterative decoding schemes [14] including
iterative channel (de)interleaving.
The amount of memory required to store the state of the
interleaver machine and the required throughput depend on
the set of standards to be supported. Accordingly, we aim at
a scalable architecture.
3. Architecture
We solve interleaving by writing the data in a certain order
(i.e., an access sequence) to a memory and by reading it
out in a diﬀerent order. For this we require random access
to a memory on a soft-bit granularity. Soft-bit precision
typically ranges from 4 to 6 bits. Choosing an 8-bit word
size instead of 6 bit makes little diﬀerence in cost and allows
the architecture to support byte interleavers (such as DVB-T
Outer interleaving) eﬃciently.
Storing the interleaver state is expensive for an inter-
leaving function with a large state size like DVB-SH Time
and DAB Time. Fortunately interleaving is defined for those
cases either on a coarse granularity or on a block-level
composable fine granularity. This allows storage of state for
large interleaving functions in a cheaper oﬀ-chip memory.
To support suﬃcient flexibility for both the external and
the local memory, we use a single, programmable address
generator. For the majority of the studied interleaving
functions the associated address sequences can be expressed
in a 16-bit address space. The interleaving functions with
large state on the other hand require a 32-bit address space.
For coarse-grained 32-bit interleaving functions that require
no further fine grained interleaving, the programmable
channel interleaver allows a bypass around its local memory
in the so-called transfer mode.
To facilitate multistream, the architecture makes use of
oﬀsets for both the address generator program memory
and the interleaving data memories. This allows multiple
address generation programs or data blocks to be stored
in the memories simultaneously. Based on the relevant use
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Table 1: Overview of interleaving functions and their characteristics for cellular, broadcast, and connectivity standards.
Standard Interleaver
Class(es) TP Granularity State size Symbol




72.0 1 0.3 8
802.11n [6] Main Mux, demux, matrix int, 600 1 0.6 8
algebraical interleaver, cyclic bit
shift.




2.3 1 459 8
Step-size 3456 symbols.




19.0 4 23.6 8
DVB-SH [8] Time
“Forney type” convolutional. Up to
48 arbitrary delays
19.0 126 ≥208896 8
with cell-size 126 symbols
DVB-T [9] Outer
Convolutional “Ramsey Type III”.
Step-size 17 bytes
40.5 8 10.4 1
DVB-T [9] Inner
Demux, Cyclic bit shift, random
interleaver (filtered LFSR).
40.5 1 35.4 8
LTE [10] Subblock
Triplets demux, 3 subblock int,
mux, bit selection & pruning
450.0 1 18.4 8
LTE [10] Turbo QPP Quadratic Permutation Polynomial 450.0 1 6 8
T-DMB [11] Outer
Convolutional “Ramsey Type III”.
Step-size 17 bytes
40.5 8 10.4 1




2.3 1 459 8
Step-size 3456 symbols.
UMTS [12] 1st Matrix with column permutation 4.4 1 51.5 8
UMTS [12] 2nd Matrix with column permutation 4.4 1 18.8 8
UMTS [12] HSDPA
Demux, matrix with column
permutation
42.0 1 1.9 8
WiMAX [13] Bit inv
Matrix interleaver, algebraical
interleaver.




100.0 1 0.6 8
WiMAX [13] Symbol HRQ Algebraical interleaver with filter 100.0 2 4.8 8
WiMAX [13] Symbol Algebraical interleaver with filter 100.0 2 0.5 8
cases, the first implementation of the programmable channel
interleaver features 1 Mbit of local data memory and 256 kbit
of address generation program memory.
For cost eﬃciency, single-port SRAMs are used. Hence,
for each soft bit we require a write and read cycle. For a use
case that requires a total throughput in the range of 0.5 to 1
giga soft bit per second, this implies memory access rate of up
to 2GHz. The architecture needs to operate at a much lower
frequency to be power eﬃcient. This leads to a multibank
solution for the data memory featuring 8 memory banks
running at 250MHz for our prototype.
The required throughput is close to 2× the memory
bandwidth. Accordingly, it requires 8 addresses per clock
cycle to be generated. Given the nature of interleaving
functions, it is unlikely that those 8 addresses are all destined
for diﬀerent memory banks and will therefore lead to bank
conflicts. To obtain the high throughputs required by the use
cases, we cannot aﬀord a lot of throughput loss due to these
bank conflicts. Given the large variety in interleaving func-
tions, a generic approach to resolve bank conflicts is required.
To allow a fitting hardware solution for lower or higher
throughput use cases, the architecture is designed to be
scalable in its processing parallelism P, where P is a power
of 2. For our prototype P is chosen equal to 8.
The following sections describe our solution for a
programmable channel interleaver architecture featuring a
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programmable vector address generator and a multibank
memory with conflict resolution. First the top-level architec-
ture is described, followed by a more detailed description of
the vector address generator and the multibank memory.
3.1. Top Level. The interleaver architecture consists of a
vector address generator (iVAG), a conflict resolvingmemory
(CRM), three interface controllers, and a main controller.
Figure 1 depicts the top-level architecture in terms of its
main components and their connections. Control flows are
indicated by dashed arrows and data flows by solid arrows.
Both the iVAG and the CRM are scalable in their parallelism
P, as is indicated in Figure 1. The interleaver can perform
tasks of the types mentioned in Table 2. The interleaver is
configured by an external μcontroller via the APB (Advanced
Peripheral Bus) by storing the configuration data for a certain
set of maximally two tasks in one of the register sets in the
APB controller. After configuration, the μcontroller will kick
oﬀ the main controller. Based on the configuration stored
in the APB registers, the main controller controls all actions
and data streams within the interleaver in accordance with
the configured set of tasks. When the main controller has
finished all operations for the current set of tasks it will
indicate this to the μcontroller. The μcontroller can then
reconfigure the interleaver for another set of tasks. To lower
the μcontroller involvement, the main controller can be
programmed for a number of repetitions of the set of tasks.
A typical example of a set of tasks is the alternation of a Input
Data task and an Output Data task.
To support multistream scenarios, the μcontroller has
to take care of the scheduling of block processing for the
diﬀerent streams. Depending on the latency constraints of
the standards, there are two options:
(i) Block-by-block processing controlled by the
μcontroller. This is preferred when the interleaving
block processing times fit well within the latency
constraints for the diﬀerent streams.
(ii) If the latency constraint of a stream does not allow
the scheduling of an interleaving block of another
stream, the iVAG programs for this other stream can
be rewritten to process partial interleaving blocks.
The iVAG allows storage of the state of an address
generation program so that it can continue with the
same address sequence in a subsequent run.
When we assume that the programs are loaded in the iVAG
program memory, the reconfiguration of the interleaver can
be done in typically 5 to 10 cycles, depending on the number
of parameters that need to be communicated (configured via
the APB by the μcontroller).
The interleaver has two DTL (Device Transaction Level
[15]) data I/O ports. The DTL-MMBD (DTL Memory-
Mapped Block Data) port is a bidirectional interface that
allows a block of data to be retrieved from or stored to
a location indicated by a 32-bit address. The DTL-PPSD
(DTL Peer-to-Peer Streaming Data) port is a unidirectional











































Figure 1: Interleaver architecture Top level.
Prior to any interleaving the program data is copied into
the iVAG memory via the DTL-MMBD port (task: Program
Load). The iVAG memory can contain multiple programs.
A program is selected by configuring an oﬀset in the iVAG
memory. After Program Load the interleaver is ready to
process data. There are three distinct modes of operation.
The Input Data tasks retrieve data via the DTL-MMBD port
from an external source and store this data in the CRM using
vectors of addresses from the iVAG. The Output Data tasks
retrieve data from the CRM using vectors of addresses from
the iVAG and send this data to an external target. The data
is either output block-based via the DTL-MMBD port or
stream-based via the DTL-PPSD The Transfer tasks retrieve
data from an external source and directly send this data to an
external target.
For most of the task types the source of the 32-bit
address(es) used by the DTL-MMBD port can be chosen.
The two options are the APB controller and the iVAG. If
the APB controller is the source it provides a single fixed 32-
bit address that was configured by the μcontroller. The iVAG
provides, depending on the program, one or multiple 32-bit
addresses with a maximum of 64. These are buﬀered in the
DTL-MMBD controller and used for subsequent transfers.
3.2. Conflict Resolving Memory. Research on vector access
performance for multibank memories has a long history.
In [16] a memory system was proposed with input and
output buﬀers for all memory banks including a stalling
mechanism and a bank assignment function based on a cyclic
permutation.
Also in the field of Turbo interleavers good progress has
been made towards parallel architectures. Solutions making
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Table 2: Task type overview.
Task type Description
Program Load An iVAG program is loaded from an external source to the iVAG memory
Program Dump An iVAG program is stored from the iVAG memory to an external target
Input Data Data is linearly read from an external source and interleaved written to the CRM
Input Data 2 Data is read from an external source by means of generated 32-bit addresses and interleaved written to the CRM
Output Data Data is read interleaved from the CRM and stored linearly to an external target
Output Data 2 Data is read interleaved from the CRM and stored to an external target by means of generated 32-bit addresses
Output Data 3 Data is read interleaved from the CRM and streamed to an external target
Transfer Data is read linearly from an external source and directly streamed to an external target












































































Figure 2: Conflict resolving memory.
use of buﬀers and a bank assignment system somewhat
similar to [16] were adopted. Much eﬀort went into the
optimization of the bank assignment function implemen-
tation [17–19]. However, for these solutions buﬀer sizes
were determined for a fixed set of interleaver parameters
and functions. In [20] the usage of flow control (stalling
mechanism) was proposed to optimize for a more general
average case. In [21] this was followed up with an analysis
of deadlock free routing for interleaving with flow control.
We propose a run-time conflict-resolution scheme in order
to support the large variety of permutations, including
permutations not known at the hardware design time.
The CRM (Figure 2) comprises P memory banks, where
P is a power of 2, and can process up to 1 vector of P
independent memory accesses per clock cycle. The concept
is similar to what was proposed by [16]. By means of a
crossbar network (Bank Sorting Network) the accesses of a
vector are routed to the correct memory banks. A conflict
occurs when multiple accesses within a vector refer to the
same memory bank. Each memory bank has its own Access
Queue in which conflicting accesses are buﬀered. All Access
Queues have depth P. Note that this is the minimum size
with a processing granularity of vectors of P accesses. When
an Access Queue cannot accept all of its accesses, none of
the Access Queues will accept accesses during that cycle. The
CRM will therefore stall the iVAG. A memory bank will
process accesses as long as their Access Queue is not empty
and the CRM itself is not stalled by a receiving interface
controller.
In the case of read accesses, the memory banks will
retrieve and output data. To restore this data to the original
order of the accesses, the output data of each bank needs to
be buﬀered in Reorder Queues and subsequently be restored
to its original order by the Element Selection Network. Each
Reorder Queue has a depth of P, equal to Access Queue depth.
The conflict resolution system is based on the observa-
tion that for interleaving functions every bank is accessed
the same number of times on average for each interleaving
block. Bank conflicts are spread over time by the queues.
Inherent to this solution is that only a certain local density of
conflicts for each individual bank can be handled eﬃciently.
When long bursts of conflicts occur for a particular bank, the
conflict resolution system becomes ineﬀective. To counteract
this eﬃciency degradation, the bank assignment function of



















where a represents a local address on a memory bank, b the
memory bank index, b′ the new permuted memory bank
index n = number of address bits/ 2logP (e.g., n = 5 for
16-bit addresses and P = 8).
This permutation can be highly eﬀective in spreading the
accesses more evenly over the P banks. A good example is the
matrix interleaver defined in (1). Assume P = 4, C1 = 9,
and C2 = 16. The input data block is written linearly to the
memory banks in vectors of four (Address,Bank) pairs as is
6 EURASIP Journal on Wireless Communications and Networking
Table 3: Writing without permutation.
(a,b)1 (a,b)2 (a,b)3 (a,b)4
vector 1 (0,0) (0,1) (0,2) (0,3)
vector 2 (1,0) (1,1) (1,2) (1,3)
vector 3 (2,0) (2,1) (2,2) (2,3)
Table 4: Reading without permutation.
(a,b)1 (a,b)2 (a,b)3 (a,b)4
vector 1 (0,0) (4,0) (8,0) (12,0)
vector 2 (16,0) (20,0) (24,0) (28,0)
vector 3 (32,0) (0,1) (4,1) (8,1)
Table 5: Writing with permutation.
(a,b′)1 (a,b′)2 (a,b′)3 (a,b′)4
vector 1 (0,0) (0,1) (0,2) (0,3)
vector 2 (1,1) (1,2) (1,3) (1,4)
vector 3 (2,2) (2,3) (2,0) (2,1)
Table 6: Reading with permutation
(a,b′)1 (a,b′)2 (a,b′)3 (a,b′)4
vector 1 (0,0) (4,1) (8,2) (12,3)
vector 2 (16,1) (20,2) (24,3) (28,4)
vector 3 (32,2) (0,1) (4,2) (8,3)
shown in Table 3. The mapping of interleaving block indices







b = index mod P,
(3)
where a represents a local address on a memory bank, b the
memory bank index, and index the index in the interleaving
block. When linearly accessing the memory, all accesses are
spread perfectly uniformly over the banks. The data block is
read out in an interleaved order as shown in Table 4.
When P is a divider of C2, there will be bursts of C1 − 1
bank conflicts. For large values of C1 this leads to a CRM eﬃ-
ciency close to 1/P. When the optional permutation is used
for this example, writing is performed as shown in Table 5.
During the otherwise troublesome reading process, the
conflict bursts are now broken and a uniform distribution
over the banks is obtained as can be seen from Table 6.
3.3. Interleaver Vector Address Generator. During a study of
solutions to provide the CRM with vectors of addresses, we
investigated the application of LUTs, FPGA-like reconfig-
urable logic, networks of functional units, and various forms
of address generators. With Look-up Tables, we were able to
oﬀer a vector of addresses to the CRM every clock cycle, but
this came at significant cost. Our aim to support a wide range
of standards (often featuring parameterized interleavers) and
to run multiple of them simultaneously led to very large LUT
sizes. Solutions based on FPGA-like logic required significant
storage for their configuration data and were expensive in
area cost and slow to reconfigure (or would require even
more area to be faster). Networks of functional units proved
to be cost-eﬃcient and powerful address generators, but
lacked in flexibility and could therefore only be applied for
a small set of address sequences. The study of variations on
these solutions and their combinations led us to study SIMD
processors with the interleaver Vector Address Generator
(iVAG) as result. The iVAG was inspired by the Embedded
Vector Processor (EVP) [22].
The iVAG is a Very Long InstructionWord (VLIW) Single
Instruction Multiple Data (SIMD) processor featuring a Von
Neumann architecture with a 128-bit wide data memory.
The VLIW parallelism is required to support the (typically)
multiple operations needed for each individual address in
a single clock cycle. The iVAG comprises a scalar path and
a vector path. While the vector path is designed to do
the number crunching, the scalar path is meant to handle
the more administrative or irregular code in interleaver
programs. Both the scalar and the vector paths feature a
register file with 4 read ports that are shared by all operations
and 3 write ports. Since a single operation can use up
to 3 read ports for its operands, not all combinations of
operations are allowed in an instruction.
Each path has its own set of functional units. Both the
scalar and the vector paths have two ALUs that support,
next to all common operations, also some interleaving spe-
cific operations. The matrix interleaving function example
program makes use of both vector ALUs. The symbol-
interleaving functions of the DVB standards make use of a
bitshuﬄed LFSR to generate a pseudo random sequence as
a basis for interleaving addresses. The scalar path therefore
includes a reconfigurable LFSR and a bitshuﬄe unit. A
vector multiplication unit was introduced to allow the vec-
torized implementation of interleaving functions such as the
coprime interleaver of the DAB Frequency interleaving step.
The processor features a 6-stage exposed pipeline
(Figure 3) and does not support conditional branches.
Virtually all interleaving programs, including the matrix
interleaving example program, make use of zero-overhead
looping. The hardware loop facility helps to gain higher
program eﬃciency and reduces code size. It also enables the
interleaver to handle interleaving functions with parameter-
ized block sizes. When code is irregular but still repetitive,
hardware loops cannot be used to reduce code size. For these
cases the iVAG has subroutine support.
Being a vector address generator, the iVAG includes an
output unit for vectors of addresses, comprising a post-
processing block and an address filter. The postprocessing
block inputs vectors of interleaving block indices provided
by the vector path and implements the mapping to a vector
of (Address, Bank) pairs in accordance with (3). Since P is
fixed and a power of 2, both functions are very cheap in
hardware.
For some interleaving functions it is too complex to
generate a full vector of addresses every clock cycle. To reduce
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hardware complexity the production of partial address
vectors is allowed:
ν(Address, Bank,Valid). (4)
For every (Address, Bank, Valid) triple in the output vector
the validity is indicated by the Valid bit. Since the CRM
can only handle complete vectors, the filter component is
introduced at the output of the iVAG. It collects partial vec-
tors, removes invalid (Address, Bank) pairs, and composes
complete vectors out of the valid pairs.
The iVAG provides two ways to make use of LUTs.
(i) The first option is referred to as “LUT Memory”.
The LUT is stored at the end of a program in the
data block. The LUT in the data block typically
contains initialization vectors for the vector register
file. LUTs consist of an integer number of vectors.
Both scalar and vector loads can be used to access
a LUT. The values obtained from the LUT can be
used in subsequent computations to arrive at output
addresses. Note that when a load operation is used,
the instruction flow will be stalled for one cycle
when that load operation is executed because of our
Von Neumann architecture. A program requiring
constant loads from a LUT will therefore obtain
maximally 50 percent eﬃciency.
(ii) The second option is referred to as “Addresses in
op-fields”. It makes use of special instructions that
each contains a complete vector of 8 addresses
(with a maximum of 14-bit per address) in their
operand fields. Being contained by the instruction,
no additional memory access is required to obtain
the LUT vector data. In the current iVAG archi-
tecture implementations this data is directly output
as an address vector and no computations can be
performed on it.
The study of the numerous interleaving functions from
Table 1 led to a choice for a VLIW instruction format of 4
slots (Table 7). In hardware the functional units have a fixed
assignment to the operation slots. The assembler takes care
of the mapping of operations to their corresponding slots.
The iVAG is designed to generate two types of address
vectors: vectors of eight 16-bit addresses to address the CRM
and vectors of eight 32-bit addresses to address external
sources and targets. In 16-bit mode, the iVAG executes one
instruction per clock cycle (excluding pipeline stalls and
bubbles). In 32-bit mode, the iVAG architecture runs at half
the speed from a logical perspective. Every instruction takes
two instead of one clock cycle to execute. The pipeline stages
alternate between a least significant word (LSW) phase and a
most significant word (MSW) phase. With respect to the 16-
bit architecture only minor changes in the functional units,
the register files, and in the pipeline control were required to
support 32-bit mode.
4. Mapping
In practical radio receivers interleaver functions are often
surrounded by a variety of interface functions. For example,
Table 7: VLIW instruction format.
Slot 4 Slot 3 Slot 2 Slot 1
sBitShuﬄe sALU2 sALU1 sLFSR














Algorithm 1: iVAG assembly code for a 24×15 matrix interleaving
function.
to eﬃciently interface with SDRAM, some reformatting
of the data prior to (de)interleaving may be required.
Likewise, some communication standards require fine-
granularity (de)multiplexing or parsing of streams before or
after (de)interleaving. Our interleaver architecture has been
designed to also take care of these additional operations and
thereby provides a perfectly matching interface with other
channel decoding functions.
The capability of our architecture to interleave data while
writing to and while reading from the memory further
extends the mapping possibilities. For example, the DVB-
T inner de-interleaver comprises a symbol de-interleaver
followed by a bit de-interleaver. The iVAG implementation
takes care of both de-interleaving steps in a single iteration
over the CRM. As a result, the symbol de-interleaver is
implemented by iVAG write programs and the bit de-
interleaver by iVAG read programs.
To illustrate the structure of iVAG programs, Algoritm 1
provides a simple iVAG example program for the read
process of a 24 × 15 matrix interleaver. The program
is written in the iVAG assembly language and produces
a sequence of 360 addresses (45 vectors). A number of
operations have been highlighted in Algorithm 1: memory
operations, control operations and operations that produce
addresses at the outputs of the iVAG. All operands are
expressed in terms of scalar or vector register file indices or
represent immediate values. The symbol ‖ stands for parallel
composition. An iVAG program runs until it encounters a
HALT( ) instruction. The data is explicitly included in an
iVAG program as a data block, and the HALT( ) instruction
functions as a separator between the instruction and the
data block. Pseudo code for this program is provided in
Algorithm 2.






















































For (i=0, i<A, i++) || vZ ←vX + vX
Output(vZ) || vZ ←vZ + 120
Output(vZ) || vZ ←vZ + 120
|| vX ←vX + 1
Output(vZ) || vZ ←vX + vX
where Output(vZ) produces three vectors:
vAddress, where vAddress[i] = vZ[i] DIV 8
for 0 <= i < 8
vBank, where vBank[i] = vZ[i] MOD 8
for 0 <= i < 8
vValid, where vValid[i] = True
for 0 <= i < 8
Algorithm 2: iVAG pseudo code for the 24 × 15 matrix inter-
leaving function program.
As becomes clear from the example program for the
simple case of a matrix interleaving function, at least 3 VLIW
slots are required to maximize instruction-level parallelism.
More complex iVAG programs make use of all 4 VLIW slots.
An example for DVB-T symbol de-interleaving is given by
Algorithm 3.
Algorithm 3 provides an iVAG example program for
the write process of the 8K 64QAM symbol de-interleaver
of DVB-T. The program produces a sequence of 36288
addresses (4536 vectors).
The symbol de-interleaver for DVB-T is implemented
by a write program so that the bit de-interleaver can be
implemented while reading, as mentioned earlier. In DVB-T
Symbol de-interleaving addresses are generated by stepping
through the states of an LFSR, while for each step bit-
permuting the state value and filtering out values above a
certain threshold. The resulting values are used as symbol
indices, where depending on the mode 2 to 6 soft bits
(addresses) are associated with a symbol. Because the symbol




















Algorithm 3: iVAG assembly code for DVB-T 8K 64QAM symbol de-interleaving.
de-interleaver alternates its de-interleaving pattern, each
OFDM symbol (regular versus inverse), on-the-fly LFSR-
based address generation (as presented in Algorithm 3),
can only be adopted by the symbol de-interleaver imple-
mentation for the writing of the odd OFDM symbols. For
the even OFDM symbols the inverse interleaving function
is required. The functional composition of the symbol
de-interleaver’s LFSR-function and the subsequent filter-
function (only 6048 of the 8192 LFSR outputs are valid)
is noninvertible. Therefore, a LUT is used that stores the
inverse function. The symbol de-interleaver of the DVB-
SH implementation is treated in the same way. The only
diﬀerence is that it is followed by a depuncturing step instead
of a bit de-interleaver.
Table 8 gives an overview of iVAG operation usage by the
studied interleaving functions. The information presented
accounts for the worst-case instances of all channel inter-
leavers of each standard.
The address sequence for 802.11a/g cannot eﬃciently
be vectorized. Since the maximum interleaving block size is
only 288 symbols, this interleaving function can be eﬃciently
implemented by “Addresses in op-fields”. For 802.11n we use
this solution for the first two permutations and a diﬀerent
program for the third permutation. Note that the LUTs for
“Addresses in op-fields” are part of the “Program Memory”
in Table 8.
In the LTE implementation, the iVAG programs take care
of 3 subblocks simultaneously while skipping the inserted
NULL	 values during read-out and taking care of the
padding. This leads to a relatively large number of scalar
precalculations, causing a lower eﬃciency.
The support for partial address generation (“Filter
Output Address” in Table 8) is also used extensively. In DVB-
T symbol de-interleaving for instance, it is not feasible to
generate complete vectors of addresses. The pseudo random
nature of the LFSR and range filter and the number of soft
bits per symbol (which is not a multiple of 8 and therefore
hard to vectorize) require a separation of address generation
and address filtering concerns to allow for more eﬃcient
vector implementation.
5. Results
5.1. CRMEﬃciency (mem). The eﬃciency of the CRM, mem,
is inversely proportional to the number of CRM imposed
stalls. The CRM stalls the iVAGwhen a new vector of accesses
cannot be accepted by all the relevant Access Queues. Another
way to measure the eﬃciency is to count, for each clock
cycle, the number of inactive banks during the processing
of an access sequence. The latter has been applied to CRM
simulations for a large number of interleaving functions. A
selection of the results is shown in Figure 4. Each column
represents a certain interleaving function and the rows
represent CRM configurations ranging from 2 banks to 8
banks. The number of elements in the access vectors is
chosen equal to the number of banks. Each graph shows
the eﬃciency of the CRM (vertical axis) for queue size
configurations ranging from 1 to 25 (horizontal axis). The
red circles are the results without Bank Permutation (2) and
the solid blue circles with the Bank Permutation active. With
the optional permutation even for small queue sizes high
eﬃciencies can be obtained. The queue size could therefore
be chosen equal to the vector size P, which is the smallest
queue size this architecture template can support (i.e., all
P accesses of an access vector could end up in the same
queue).
5.2. iVAG Eﬃciency (ag). The eﬃciency of the iVAG for
a given iVAG program, ag, is measured in the number of
complete address vectors generated per execution cycle. For
the example program in Algorithm 3 the eﬃciency can be
estimated as follows: in themain loop body, which is repeated
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Table 8: iVAG operations usage.




√ √ √ √ √ √ √
Bitshift
√ √ √ √












√ √ √ √ √ √ √ √
Bitshift
vector ALU <,≤,=, /= ,≥,> √ √ √ √ √ √ √
(Add/Sub)-Select
√ √ √ √ √ √
2nd ALU required
√ √ √ √ √
vector Multiplier Multiply
√ √ √ √ √ √
iVAG Memory Addresses in op-fields
√ √ √
Invalid Address filter Filter Output Addresses
√ √ √ √ √ √
Memory I/O Load/Store
√ √ √ √ √ √ √ √ √
HW Loops Repeat
√ √ √ √ √ √ √ √
iVAG global 32-bit mode
√ √
Program Memory (kbit) 4.5 11.4 8.5 18.4 9.1 15.6 12.5 3.4 2.9 27.8
LUT Memory (kbit) — 0.3 2.0 99.9 94.9 1.8 3.5 0.9 0.8 0.6
Total Memory (kbit) 4.5 11.7 10.5 118.3 104.0 17.4 16.0 4.3 3.7 28.4
4095 times, every 3 execution cycles a vector with 6 elements
is produced. Since this vector is valid 6048 times out of 8192
and a complete vector contains 8 elements, the eﬃciency is
equal to approximately 0.18. DVB-T symbol interleaving is
one of the most demanding cases in terms of calculation
complexity and therefore yields an ag at the low end of the
spectrum.
5.3. Interleaver Eﬃciency. The eﬃciency of the interleaver
without the overhead caused by the main controller is lower-
bound by ag × mem and upperbound by min(ag, mem).
For the studied interleaving functions in Table 9 the biggest
negative impact on performance is caused by ag, whereas
the CRM performs consistently with high eﬃciency. The
mentioned configuration overhead becomes noticeable for
T-DMB Outer and DVB-T Outer. The small block size
and therefore high main controller overhead (as mentioned
in Subsection 3.1) for this interleaving function causes the
ag to be lower and the total eﬃciency to drop from
0.38 to 0.28. This can easily be resolved by rewriting the
implementation of these interleavers to work with larger
blocks, hereby reducing the switching overhead. The large
time interleaving functions of DVB-SH andDABmake use of
the 32-bit address mode (in which relatively few addresses are
generated) and are mapped to an external memory, therefore
no eﬃciency information is available.
Table 9: Interleaver eﬃciency overview.
Standard Interleaver ag mem total
802.11a/g 0.99 0.92 0.92
802.11n excl parsing 0.67 0.92 0.65
DAB Frequency 0.60 0.96 0.58
DAB Time N/A N/A N/A
DVB-SH Bit 0.66 1 0.65
DVB-SH Symbol 0.25 0.86 0.25
DVB-SH Time N/A N/A N/A
DVB-T Outer 0.38 1 0.28
DVB-T Inner 0.23 0.93 0.21
LTE Subblock 0.86 1 0.83
LTE Turbo QPP 0.66 1 0.65
T-DMB Frequency 0.60 0.96 0.58
T-DMB Time N/A N/A N/A
T-DMB Outer 0.38 1 0.28
UMTS 1st 0.98 0.96 0.93
UMTS 2nd 0.98 0.93 0.93
UMTS HSDPA 0.9 0.93 0.88
WiMAX Bit inv (OFDM) 0.99 0.93 0.91
WiMAX Bit (OFDMA) 0.99 0.93 0.91
WiMAX Symbol HARQ 0.99 0.97 0.95
WiMAX Symbol 0.99 0.96 0.94
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Figure 4: Conflict Resolving Memory eﬃciency. Utilization of memory bandwidth for 8 interleaving functions (columns) versus number of
memory banks (rows) and Access/Reorder Queue depth (x-axis).







Total (incl utilization) 2.09
5.4. Implementation. The first implementation of the archi-
tecture in CMOS065 technology features a vector width of 8
elements of 16 bit, is clocked at 250 MHz, and takes up 2.09
mm2. The iVAG contains an instruction/data memory of 256
kbit and the CRM features eight 8-bit wide banks of 128 kbit
each. A breakdown of the area is provided in Table 10.
6. Previous Work
When it comes to solutions for multistandard baseband
interleaving aimed at a broad range of standards, the open
literature has only a few papers to oﬀer. Most papers
focus on optimized low-cost solutions for a single or a
few standards and concern mainly Turbo interleaving. The
solutions covering a broader range of standards [2–4] are
tailored to the prespecified, “closed” sets of standards. They
are all based on a collection of functional components
that can be configured in run-time to support the various
interleavers of the prespecified set of standards.
The work [2] presents a multistandard channel inter-
leaver for 802.11a, 802.11n, 802.16e, and DVB. This inter-
leaver architecture makes use of 16 memory banks, but
does not address memory bank conflicts, implying that it
has to rely on either processing multiple interleaving blocks
simultaneously (no two blocks share the same bank) or prop-
erties of the interleaving function preventing it from causing
conflicts for a given bank configuration. Address generation
is performed by a dedicated write-and-read-unit pair for
each bank. These units consist of dedicated solutions for the
relevant set of standards, but besides the optimized address
generation examples for 802.11n. The area cost in CMOS065
technology is 1.09mm2. It is not explained which fraction
is memory area and which is logic area. The architecture is
restricted to the range of mentioned standards.
A somewhat more generic approach to interleaving is
presented by [3] for the field of Turbo interleaving. The
presented Unified Parallel Interleaver Architecture is based
on HSPA evolution, DVB-SH, 3GPP-LTE, and WiMAX. It
features multiple memory banks, conflict resolution for write
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accesses and oﬀers generic computational units identified by
means of algorithmical transformations. Conflict resolution
is performed by introducing a buﬀer for each memory bank
and a FIFO to delay a highly conflicting access sequence
with respect to another one. The area cost in CMOS065
is 0.02mm2 for the logic and 0.07mm2 for the memories.
Channel interleavers are not addressed by this architecture.
Since our architecture designed with channel interleaving in
mind, it is diﬃcult to make a fair comparison.
The work [4] presents a multistandard interleaver archi-
tecture covering both channel and Turbo interleaving at low
area cost. The Multimode Flex-Interleaver Core (MMFIC)
presented in this work supports interleavers from HSPA evo-
lution, 3GPP-LTE, WiMAX, 802.11a/b/g, 802.11n, 802.16e,
and DVB-T/H. The architecture features 8 memory banks
which can support multistream scenarios in a restricted
form. Address generation is performed by configuring a
network of multiplexers for 8 Add/Sub-Select units, 1 multi-
plication unit, 1 compare unit, a register file and a LUT unit,
all tailored to the supported set of communication standards.
The set of standards supported by this architecture is similar
to ours and hence justifies a more detailed comparison.
When compared with the MMFIC, putting aside the
intrinsically required memories, the area cost of the iVAG
and the CRM wrapper is roughly 20× as much with its
0.57mm2 in CMOS065. This rather big area gap is explained
by five contributions:
(i) interfacing, integration, and autonomy,
(ii) higher interleaving throughput,
(iii) very-large state interleaving,
(iv) programmability,
(v) dimensioning required for prototyping.
We also believe that these contributions suggest capabilities
beyond those of the MMFIC.
6.1. Interfacing, Integration, and Autonomy. Our architecture
features a number of industrial interfaces and controllers:
APB controller capable of storing 2 sets of configuration
registers, advanced DTL-MMBD controller implementing a
master on the AXI bus with support for posted-writes and
transfer split-up and a DTL-PPSD controller for peer to peer
streaming. Test and debug hardware has been included as
well.
6.2. High-Speed Interleaving. Our architecture runs at a
higher clock speed (250MHz versus 166MHz) and features
SIMD address generation in combination with a multibank
memory with conflict resolution. This allows for high-speed
processing of a single stream (up to 1 Gsymbol/s through-
put), an essential feature for a multiradio platform where
high-speed decoders require inputs of multiple streams,
or for LTE evolution where throughputs are increasing
steadily. Supporting multiradio on a single interleaver core
requires the capability to process interleaving blocks at
speeds higher than the standard’s intrinsic throughput. The
multiplication unit required by coprime interleavers (e.g.,
DVB-SH, T-DMB, DAB) is placed in the vector path to
allow for P× higher throughput. The MMFIC oﬀers a 166
Msymbol/s throughput per stream and can handle up to
4 streams in parallel, reaching 664 Msymbol/s in total.
However, multistream handling for MMFIC requires the
streams to be separated at its inputs. The hardware then
needs to be divided over the streams, allowing only a few
computational units to be used for each stream. As a result,
the address generation capabilities (expressivity) per stream
is restricted. Since the MMFIC was designed for a closed set
of standards, this is no problem for the standards in this set.
However, when implementing other multistream standards,
it may pose problems. Alsomultiradio scenarios with average
address generation complexity and a combined throughput
higher than 166 Msymbol/s cannot be supported by the
MMFIC. Next to this, integration in a multistandard outer
receivermay require the interleaver to take care of also the de-
multiplexng of the multiplexed stream into the mentioned
streams. This is generally not possible on the MMFIC.
Another unique capability of our architecture is that it
supports conflict resolution of read accesses. As mentioned
before, conflict resolution is essential when handling streams
at high-speed. Read-access conflict resolution allows data
interleaving during memory read-out at high-speed. Being
able to both write data interleaved to and read data
interleaved from the memory allows implementation of
two interleaving functions in a single iteration over the
memory. Also complex interleavers or demultiplex/interleave
scenarios can be supported at high-speeds. The use case of 4
simultaneous DVB-T radios significantly benefits from this
capability, combining symbol and bit de-interleaving.
To support interleavers of which the address sequence
cannot be generated on-the-fly or cannot be vectorized, our
architecture features extensive LUT support, as was described
in Section 3.3 (e.g., 802.11a/g, 4 × DVB-T).
6.3. Very-Large State Interleaving. Our architecture features a
special 32-bit mode to address memories over the AXI bus in
a linear or interleaved fashion. Time interleavers (DAB, DVB-
SH) cannot be stored in the local interleaving memory and
require an external SDRAM. The MMFIC does not support
such interleavers, whereas our architecture allows for tight
integration of time interleavers and their neighboring inter-
leaving functions. For example, DVB-SH requires a chain of
symbol de-interleaving, depuncturing, time de-interleaving
and bit de-interleaving. Our architecture implements this in
two iterations over its local memory and a single iteration
over an SDRAM.
6.4. Programmability. Unlike the MMFIC, which has been
optimized for a prespecified set of standards, our interleaver
machine is fully programmable. An easy-to-use and powerful
programmingmodel has been developed enabling the imple-
mentation of all interleaving functions listed in Table 1 and
beyond. This form of programmability makes an SDR chip
containing our interleaver machine more future proof, as
interleavers of radio-standards not considered during design
time can be programmed at a later stage.
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6.5. Dimensioned for Prototyping. The presented implemen-
tation is designed as part of a programmable outer-receiver
architecture on a prototype board. As such it serves as a
proof of concept of (near) universal programmability for
interleaving address generation. The main focus of the work
was to provide an architecture that can easily be deployed for
new communication standards. The sizes of the iVAG mem-
ory and the conflict resolving memory were chosen based
on the multiradio scenario of DVB-T and DVB-SH while
allowing for headroom for other use cases. The architecture
is not optimized for a particular set of standards and is
therefore over-dimensioned in many respects. Hence, given
a specific set of standards, the possibilities for optimization
are numerous:
(i) simpler light-weight ALUs, supporting only those
operations needed,
(ii) fewer multipliers, or sequential multipliers in the
vector path,
(iii) narrower data path, for example, P = 4, when a lower
throughput is required,
(iv) a reduced feed-forward (bypass) network, supported
by a scheduler,
(v) a smaller register file in the vector path,
(vi) VLIW instruction compression,
(vii) and so forth.
7. Conclusion
High-throughput multistandard interleaving for hand-held
devices involves two major challenges: the generation of
(close to) P addresses every clock cycle, and the resolution
of memory conflicts when memory banks occur more than
once in a P-address vector. The calculation of each address
typically involves several operations. Hence, for computing P
addresses/cycle we propose a combination of P-wide SIMD
and VLIW. Suﬃcient versatility of the address generator
furthermore requires a smart selection of functional units in
the SIMD data path, a scalar data path next to the SIMD data
path, and the option for looking-up vectors of constants in a
local memory. Such “heavy machinery” may look excessive,
but the required silicon area is still small compared to the
intrinsically required SRAM area.
Despite this well-considered architecture and the analysis
of many standards we cannot claim eﬃcient interleaving
for all possible permutations. The option of looking-up
addresses would oﬀer a 50%-eﬃcient baseline, but could be
excessive in costs when a standard involves large block sizes,
or many diﬀerent block sizes. For a machine with P = 8 and
a set of representative standards we have achieved eﬃciencies
of well above 0.5 for most standards. Eﬃciencies can be
further improved by adding a few read ports to the iVAG
register file, and by introducing a separate memory for the
table lookup. Adding a conditional branch instruction would
simplify the interleave programs in some cases.
Memory-bank conflicts have been resolved by queueing
the addresses. By applying diﬀerent permutations to succes-
sive addresses and by making use of a stalling mechanism,
the lengths of these queues can be kept limited. With one
exception the throughput impact of unresolved conflicts is
better than 0.9.
For still higher symbol rates, there still is a potential to
increase the clock frequency. Moreover, several experiments
suggest that scaling our architecture to P = 16 is quite well
feasible. For P = 32, additional pipelining may be required
for the iVAG, the Bank Sorting Network, and the Element
Selection Network.
Appendices
A. Conflict Resolving Memory Operation
To illustrate the behavior of the CR Mem, only the bank
number and element index in the access vector are relevant.
The CR Mem state sequence in Figure 5 below shows how
the CR Mem behaves for a certain scenario. The example
given is for a CR Mem configuration consisting of 4 banks
(P = 4) and having an access queue and reorder queue depth
of 4. The rows in the large table represent the state during
consecutive clock cycles. The columns for the small tables
represent: element index in an access vector for “Input”
and “Output” and memory bank path for “Access Queues”,
“Memory Banks” and “Reorder Queues”. The heads of the
queues are at the bottom of the columns.
The state of the CR Mem is expressed in terms of
“input order”, which indicates the order in which accesses are
arranged in access vectors. The first access vector consists of
4 accesses numbered from 0 to 3, the accesses of the second
vector are numbered from 4 to 7, and so forth. For the input
also the associated bank numbers are given. These numbers
are implicit after the assignment of accesses to the access
queues by the bank sorting network. Stalls in Figure 5 are
indicated by a red fill. The selection of the output elements
that comprise the next output vector by the element selection
network is indicated by underlining of the selected elements.
A dash indicates the absence of an access and therefore a
waste of resources.
B. CRM: Bank Permutation
There are interleaving schemes that match particularly bad
with the CR Mem. A good example is a case of block
interleaving (for a blockC×R: writing inC columns, reading
in R rows). Usually this is implemented by
(i) writing linearly, reading according to
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Figure 5: Conflict resolving memory operation.
All implementations of block interleaving following
(B.1a) will have low mem for any R that is a multiple
of 8. Likewise, implementations following (B.1b) will have
low mem for any C that is a multiple of 8. The reason
of the eﬃciency issues is that the access pattern features a
(potentially long) sequence of accesses to each of the physical
CR Mem banks in turn. Since it is often undesirable or even
impossible to redesign the interleaving solution, a special
bank index permutation is introduced. When enabled by
the address generation program, the bank permutation (2)
performs a remapping of the bank indices.
The permutation as used by [16] breaks the sequence of
accesses to the same bank, except when for (B.1a) when R is
a multiple of 64 and for (B.1b) when C is a multiple of 64.
Our permutation is adaptated to also break conflict bursts
of access sequences with exactly the problematic strides of
P2,P3, . . . ,Pn. To illustrate its eﬀectiveness, the first part of
a (C = 9 × R = 16) block interleaving access sequence is
processed by the CR Mem (for P = 4) as shown in Figure 6.
The access sequence belongs to the interleaved read-out
Table 11: Access vector sequence for bank permutation.
Access vector # Address vector Bank index vector
1 {00, 04, 08, 12} {0, 0, 0, 0}
2 {16, 20, 24, 28} {0, 0, 0, 0}
3 {32, 00, 04, 08} {1, 1, 1, 0}
4 {12, 16, 20, 24} {1, 1, 1, 1}
5 {28, 32, 00, 04} {2, 2, 1, 1}
6 {08, 12, 16, 20} {2, 2, 2, 2}
7 {24, 28, 32, 00} {3, 2, 2, 2}
8 {04, 08, 12, 16} {3, 3, 3, 3}
9 {20, 24, 28, 32} {3, 3, 3, 3}
according to (B.1a) and is obtained by applying (3) to the
interleaving block indices. The left column shows the results
when the 4-bank permutation disabled and the right column
shows the results when it is enabled. The access vector
sequence processed by the memory is given in Table 11.
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4-bank permutation disabled: 4-bank permutation enabled:
Figure 6: Bank permutation operation.
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